ABSTRACT A method to improve thermal management of β-Ga 2 O 3 FETs is demonstrated here via simulation of epitaxial growth on a 4H-SiC substrate. Using a recently published device as a model, the reduction achieved in self-heating allows the device to be driven at higher gate voltages and increases the overall performance. For the same operating parameters an 18% increase in peak drain current and 15% reduction in lattice temperature are observed. Device dimensions may be substantially reduced without detriment to performance and normally off operation may be achieved.
I. INTRODUCTION
Wide band-gap semiconductor materials commonly thought of for use in power electronic devices include silicon carbide (SiC) [1] , [2] , gallium nitride (GaN) [3] and diamond. SiC has shown the greatest potential to date in replacing silicon for DC power applications, indeed 4H-SiC diodes and MOSFETs are today commercially available. Diamond has been touted as the ideal material for high power electronics due to its large thermal conductivity, high breakdown field and high bulk carrier mobility. It has the potential to compete with both SiC for high voltage DC applications and GaN for RF power applications [4] - [6] . However despite recent advances, doping and substrate cost remains an issue [7] , [8] .
In contrast, beta-Gallium Oxide (β-Ga 2 O 3 ) could offer an alternative to 4H-SiC for power applications. Its key intrinsic material properties are competitive with diamond, e.g., a band-gap of 4.8 eV and high breakdown field 8 MVcm −1 [9] , [10] . Large scale growth is also far less challenging and possible at a fraction of the cost [11] .
Despite the material structure being first investigated in the 1960s [12] it is only much more recently this material has been suggested for application in power electronic devices. Indeed, Ga 2 O 3 thin-films have been successfully employed for a variety of applications including a window layer for solar cells and a transparent conductive oxide [13] - [15] . This holds promise for a larger degree of integration compared with traditional wide band-gap semiconductors, e.g., into display screens or transparent electronics [16] .
In recent years basic FET devices have been demonstrated [17] - [20] , although p-type doping (which is notoriously difficult in wide band-gap semiconductors) is still a practical challenge. The best oxide solution is yet to be settled upon with work to date mainly focusing on Al 2 O 3 , although in theory SiO 2 provides a greater band off-set and hence reduced gate leakage [21] , [22] .
In this paper a SILVACO Atlas non-isothermal model for β-Ga 2 O 3 demonstrated in a recent paper is employed to recreate a device demonstrated by Higashiwaki et al. [18] , [23] . The low thermal conductivity of β-Ga 2 O 3 (∼0. (Fig. 1a) suffers from self-heating effects due to the relatively poor thermal conductivity of β-Ga 2 O 3 which reduces the saturated drain current value. One way to mitigate this is to use a substrate with a high thermal conductivity such as 4H-SiC. A recent study has shown the positive impact this can have even on Si based devices [24] . The lattice match of β-Ga 2 O 3 to 4H-SiC is close at 3.04Å compared to 3.07Å respectively, allowing for low defect density materials to be grown and interfaces to be formed between β-Ga 2 O 3 and 4H-SiC by growth methods such as MBE used in this instance.
A simple constant thermal conductivity and low-field mobility model was used for this study with main parameters summarised in Table 1 .
As many β-Ga2O3 parameters are not fully established yet care is needed to not pick unrealistic values. Electron effective mass is taken to be 0.28 m o giving a calculated local conduction band density of states N c = 3.72×10 18 cm −3 , mobility of the channel layer and mobility of the semiinsulating substrate are set to be 118 and 20 cm 2 V −1 s −1 respectively [25] .
A parameter (LAT.TEMP) was added to the model to account for poor heat flow in β-Ga 2 O 3 material. The lattice temperature coefficient for the temperature dependence of electron mobility TMUN=2.0 was used as seen in Equation (1) .
where μ n0 represents electron mobility adjusted for lattice temperature, MUN the originally input mobility value, T L lattice temperature and TMUN the temperature dependence coefficient.
The material parameters of 4H-SiC are much better established and standard SILVACO parameters were used for this material. Fig. 2 demonstrates the immediate benefit of switching to a 4H-SiC substrate for this technology, output characteristics are displayed for the original device as well as the modelled version on a 4H-SiC substrate simulated to have the same doping level (1.5 x 1016 cm −3 ) as the original β-Ga2O3 substrate. Peak drain current increases for all gate bias points, an increase of 19% is seen for V gs = +8V with peak lattice temperature reducing by 15% at this bias point, far extending the realm of operation of the original device.
III. RESULTS & DISCUSSION
A visual comparison is shown in the form of a heat contour map for the original device and the 4H-SiC substrate version in Fig. 3 . For the β-Ga 2 O 3 device at a V gs of +8V and V ds of +40V the lattice temperature reaches a peak of 166 • C, for the same bias on a 4H-SiC substrate the peak lattice temperature reaches only 98 • C. The 4H-SiC version remains normally-on although this can be shifted in both cases by a reduction in thickness of the epilayer. Fig. 4 . Shows the shift in threshold voltage (V T ) for modelled devices as the simulated epitaxial layer thickness is reduced, there is also an associated reduction in temperature. Fig. 5 shows the output characteristic of a 100 nm epitaxial layer FET on 4H-SiC device compared to the original β-Ga 2 O 3 FET. Self-heating is virtually eliminated at this gate voltage (V gs ) of +8 V (lattice temperature = 53 • C). Peak drain current is understandably reduced due to the more restricted and hence resistive route but the nature of this design and its improved thermal conductivity allows a much higher V gs to be used. Fig. 6 shows how this device may be driven easily to V gs = 20 V. A similar peak drain current to the original device is achieved although on-resistance of the device is increased. If however the source-drain gap is reduced to 10 μm a similar output characteristic to the original device may be seen with a substantially reduced V T and a lower lattice temperature (91 • C at V GS = +8 V).
Analyzing current density for the β-Ga 2 O 3 FET at voltages close to V T the current path is partially forced through the semi-insulating substrate, albeit at a much reduced level due to the lower mobility of this layer. Reducing the MBE layer thickness ensures this occurs at a more positive V gs and impacts upon the threshold voltage. On the 4H-SiC substrate the heterojunction present means negligible charge will migrate in to this layer giving rise to the marginal difference in V T between substrates. This is visualized in Fig. 7 . Below a thickness of 100 nm the device becomes normally-off (below 75 nm for the 4H-SiC substrate). As the MBE layer thickness approaches 100 nm the shift in V T plateaus and reducing beyond this point has little benefit and begins to severely limit current performance. With this reduced layer thickness less drain current is possible for the same gate voltage as the restricted route increases the resistance of the β-Ga 2 O 3 MBE layer.
A source-drain distance of 20 microns is relatively large even for a power FET and utilising the 4H-SiC substrate allows further device scaling to increase current performance. Halving this to 10 microns and biasing at +8 V gs a similar current level to the original device is obtained, still with a lower peak lattice temperature of 91 • C. This scaling will of course put further stress on the dielectric layer. Simulation shows a maximum electric field of 1.22 MVcm −1 even at +20 V gs on the gate dielectric for the 100 nm on 4H-SiC device with reduced source-drain dimension. This is well within the remit of either Al 2 O 3 or SiO 2 as a gate dielectric.
This demonstration allows many further routes to be taken in terms of scaling, the suitable lattice match of these two materials make it the perfect complement. Improvements in processing of this technology will undoubtedly yield more improvements from this promising material. It is accepted that 4H-SiC substrates are expensive however recent technological innovations such as those offered by Siltectra GmbH mean substrates may be split and recycled many times over [26] . The ability to grow high quality large area substrates of β-Ga 2 O 3 also raises the possibility of wafer bonding to high thermal conductivity substrates.
IV. CONCLUSION
The replacement of the semi-insulating β-Ga 2 O 3 substrate with a 4H-SiC alternative in this device yields two improvements. Firstly the reduction in self-heating due to the order of magnitude thermal conductivity of 4H-SiC compared to β-Ga 2 O 3 . Secondly due to this it is possible to scale the device in reducing the MBE layer thickness and reducing the source-drain gap, giving overall the same current performance with a drastically reduced V T .
Future work should focus on the best gate oxide for this technology. Characterization of interface traps will shed some light on this matter and the best route to practically scaling these FETs. Attention also needs to be payed to ohmic metallization stacks as even in 4H-SiC devices stability of these at elevated temperature can still be an issue [27] .
